This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- (•) BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) Interestional Patent Classification 4:

(11) International Publication Number:

WO 85/01161

H02M 7/217, G01R 19/22

(43) International Publication Date: 14 March 1985 (14.03.85)

(21) International Application Number:

PCT/US84/01322

(22) Interactional Filling Date:

20 August 1984 (20.08.84)

(31) Priority Application Number:

528,899

(32) Priority Date:

2 September 1983 (02.09.83)

(33) Priority Country:

US

(71) Applicant: AMERICAN TELEPHONE & TELE-GRAPH COMPANY [US/US]; 550 Madison Avenue, New York, NY 10022 (US).


prestars: FEDERICO, Joseph : 16 Fickler Place, Berkeley Heights, NJ 07922 (US). WAABEN, Sigurd, Gunther : 3461 Lawrenceville Road, Princeton, NJ 08540 (US).

(74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 06540 (US).

(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), JP, LU (European patent), NL (European patent), SE (European patent).

With international search report.

(50) Time: IMPROVEMENTS IN OR RELATING TO RECTIFIER CIRCUITS



(57) Abstract

A two-terminal rectifier circuit (200), useful for convening an input a.c. voltage into an output d.c. voltage, is formed by a power MOSFET (201) which is controlled by a comparator (203) designed to turn on the MOSFET once during each a.c. cycle when the input a.c. voltage is nearly equal to its peak positive value thereby generating a relatively high d.c. output voltage.



MARK A P. Nº

the same of the state of the parties of

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	•		
AT	Austr		Republic of Cores
AU	Application .	11	Limiteratura
=		LE	Ari Leaks
#E		ū	Lancabours
=		MC	Maner
_			
	Control African Republic	MG	Madagaser
CI CI	Chap	10	Maurimaia
	Setundad	777	Meleci
=	Contract	NL.	Negarizado
===		===	
-	Corner, Poteni Republic of	MD	Hervie Remain
DE	Descrit	30 '	Retracts .
R	Pained		Sedan
'n	Property	. 68	Produc
ä	Crahen	P	Sanagal
			Series Union
G	Value Kington	₽ U	
	'Buigary	170	C244
		TC	Tem
	Democratic People's Republic of Kerns	us.	United States of Asserter

IMPROVEMENTS IN OR RELATING TO RECTIFIER CIRCUITS

Background of the Invention

This invention relates to rectifier circuits. In the art of semiconductor electronics, very large scale integrated (VLSI) circuits typically require power sources of relatively small positive d.c. voltages, in the past typically about +5 volts. As the integrated. circuit art progresses, even smaller d.c. voltages are becoming typical. In many situations, however, the only conveniently available power sources are a.c. voltage sources, typically having more than 5 wolt peaks. For use by an integrated circuit requiring a power supply of 5 volts d.c., the a.c. voltage can be stepped down by a 15 conventional transformer to about 5 volts peak a.c., and this 5 wolt peak a.c. woltage must then be converted to 5 volts d.c. To this end, a semiconductor rectifier circuit can be used, typically a peak detector diode arrangement-that is, a pn junction diode feeding a capacitive load. 20 One basic problem in such an arrangement arises from the forward junction diode voltage drop (about 0.7 volt or more in silicon) encountered in such a conventional peak detector diode arrangement. Thus, for an input a.c. voltage of peak 2 = 5.0 volts, the output voltage is less 25 than about 4.3 volts, that is, in the range of about 0.7. volt to 1.0 volt or more below E for semiconductor junctions in silicon. As a consequence, undesirably large power losses result.

Summary of the Invention

30

According to this invention a rectifier circuit includes a power transistor device having a first high current carrying terminal serving as a rectifier circuit output terminal, a second high current carrying terminal serving as a rectifier input terminal, and a control 35 terminal for turning the transistor device on and off, and a comparator having first and second input terminals connected to the rectifier circuit input and output

terminals respectively for supplying a control signal to the control terminal of the power transistor device to turn the device on when the voltage at the circuit input terminal exceeds the voltage at the circuit output terminal signal amount.

Description of the Drawings

PIG. 1 is a schematic circuit diagram of a prior art rectifier circuit arrangement;

PIG. 2 is a schematic circuit diagram of a 10 rectifier circuit arrangement embodying the invention; and PIG. 3 is a schematic circuit diagram of a rectifier circuit arrangement embodying the invention.

Detailed Description

A prior art approach, as illustrated in PIG. 1, taught in "Improving Power Supply Efficiency with MOSPET" Synchronous Rectifiers, by R.S. Ragan et al, Proceedings of Powercon 9, Minth International Solid-State Power Electronics Conference (July 1982), Session D, Paper D-4, pp. 1-5, at p. 4, Sections 6.1-6.3. Briefly, a full-wave 20 rectifier circuit arrangement 10 includes a pair of power 3 MOSFETS (Netal Oxide Semiconductor Field Effect Transistor 101 and 102, each bereinafter called a "power PET". Secondary transformer windings 111 and 121, energized by primary transformer winding 11, deliver a.c. input to the 25 power FETs. Each power FET is inherently connected in parallel with its inherent unidirectional current inhibiting diode characteristic (indicated by dotted lines in FIG. 1), and each such power FET is connected in a conventional diode peak rectifier arrangement with respect 30 to the input supplied to secondary transformer windings 111 and 121, respectively, and feeds output power to a resistive load (not shown) connected in parallel with a capacitive load Cr. To reduce the forward diode voltage drop, each power FET is turned on periodically by means of 35 a sample (feed-forward) of the a.c. input delivered to the gate terminal of the FET. More specifically, the gate electrode of each power FET is fed input by an auxiliary

a.c. voltage developed by auxiliary secondary transformer windings 112 and 122, respectively. Thereby one of the power FETS (101) is turned on, and is maintained on, only in a time-neighborhood of the peak of the a.c. input cycle, 5 i.e., only when the a.c input is at or near its peak (maximum) value: and the other of the power FETs (102) is turned on, and is maintained on, only in the neighborhood of each trough (minimum) of the a.c. cycle. In this way, the output voltage E developed across an output 10 load having a capacitive loading CL desirably does not suffer from a full forward diode voltage drop. However, the gate-to-source voltage of the power FET thus varies as $(\mathbf{S}_1 - \mathbf{S}_2)\sin(2\pi ft)$, where \mathbf{S}_1 and \mathbf{S}_2 are the peak voltages, respectively, delivered by the auxiliary 15 transformer windings to the gate and source of the power PET, where \underline{f} is the frequency of the a.c. input, and \underline{t} is the time. Therefore, each turning on (and temporary remaining on) of the power PST at and near the peak of each a.c. cycle, when sin(2 ft) approaches its maximum value of 20 unity, is not a sudden process, but is characterised by the relatively smooth and long transition characteristic of $(B_1-B_2)\sin(2\pi ft)$ when $\sin(2\pi ft)$ is approximately equal to +1. Accordingly, undesirably large amounts of energy are lost in the power FET during each a.c. cycle because of 25 relatively large currents flowing therethrough (during the slow transitions) during time intervals when sin(2vft) is very nearly equal to ± 1 , i.e., intervals when the voltage drop across the FST is not negligible.

In another approach, taught by S. Waaben, in a
paper entitled "FET Switching Devices for Powering of
Telecommunications Circuits," published in <u>Proceedings of
Intelec 81</u>, pp. 250-252, Third International
Telecommunications Energy Conference (May 1981), a
photoemitter (light-emitting diode) controlled the on-off
condition of a photodetector which, in turn, controlled the
on-off condition of a "power PET" arranged in a
conventional peak rectifier arrangement, i.e., an



- 4 -

arrangement of the power PET (with its inherent unidirectional current inhibiting diode-characteristic)—feeding a capacitive output load. Specifically, the timing of the on-off condition of the photoemitter was arranged to control the timing of the power PET in a manner similar to the timing discussed above in connection with PIG. 1.

Rectifier operation resulted in which voltage and power losses—otherwise caused by semiconductor diode junction forward voltage drops and by slow on-off transitions of the power PET—could be reduced substantially. However, the use of the optical control technology (photoemitters and photodetectors) means that the circuit was a three-terminal device including ground (one optical terminal and two electronic terminals) and entails obvious disadvantages in complexity and cost.

FIG. 2 shows a rectifier circuit arrangement 200 (half-wave portion) in accordance with this invention for delivering d.c. power to an output circuit terminal 232; including a transistor device 201. This transistor device 201 has one of its high current carrying terminals 222 connected to the rectifier circuit input terminal 231 and another of its high current carrying terminals 223 connected to the rectifier circuit output terminal 232. a.c. input voltage E_IMPOT=Bsin(2+ft) is supplied at the circuit input terminal 231 by secondary transformer windings 111. The transistor 201 is advantageously a power transistor, that is, capable of handling power levels of the order of the power delivered to the circuit output terminal 232. This transistor 201 typically is a power PET having an inherent unidirectional current inhibiting diode characteristic indicated by the dotted line therein. A first unidirectional current inhibiting semiconductor junction diode D, can be added in parallel with the transistor 201 in case this transistor lacks sufficient forward current handling capacity when it is off. A first capacitor C1 is connected between the first diode D1 and ground but it should be understood that this first

A VOO

capacitor C₁ can be omitted if the output

capacitance C₂ (shown in dotted lines) of the output load_

circuit (not shown) is sufficient to smooth out the voltage

at the output terminal 232. Thus, the first diode D₁, in

5 combination with the first capacitor C₁ (and/or the

output capacitance C₂), forms a conventional peak

detector and even in the absence of the transistor 201

would supply a d.c. voltage at the circuit output terminal

232; however, such a d.c. voltage as supplied by the peak

10 detector is less than the peak E of the a.c. input by an

undesirably large amount, that is, by the amount of the

forward junction drop in the diode D₁. To reduce this

undesirably large amount, the transistor device 201 is

added together with control circuitry for controlling the

voltage at the control terminal 221 thereof.

The on-off condition of the transistor 201 is controlled by output from the comparator 203 developed at the comparator's output terminal 215 and delivered to the control terminal 221 of the transistor 201. The comparator 20 203 has a positive input terminal 211 connected to the circuit input terminal 231 and a negative input terminal 212 connected to the circuit output terminal 232. The negative input terminal 212 is connected to a voltage level shifter 204 which down-shifts the voltage level of the 25 negative input terminal 212 by a prescribed amount o for comparison with the voltage level of the positive terminal 211. That is, the output of the comparator 203 at the comperator output terminal is relatively high when and only when the voltage at the positive input terminal 211 plus 30 the prescribed amount a exceeds the voltage Engapor at the negative input terminal 212. Thus, the output of the comparator shifts from low to high when Esin(2+ft) goes higher than (E_{OUTPUT}-s), or Esin(2=ft)+s exceeds E_{OUTPUT} . A second junction diode D_2 and a second 35 capacitor (C2) are connected in series across the circuit input and output terminals 231 and 232, respectively. Power for the comparator 203 is supplied at the

ONE TO NE

comparator's power supply terminal 214 from a terminal 21 located between the second junction diode D₂ and the second capacitor C₂.

It should be noted that the diodes D₁ and D₂

5 together with the capacitors C₁ and C₂ form a voltage at the multiplier (doubler) ladder arrangement; the voltage at the multiplier's output terminal 233, and hence at the comparator's power supply terminal 214, relative to ground, is equal to 28 + Bsin(2vft) less the sum of the forward diode voltage drops across D₁ and D₂, and hence, relative to the circuit input terminal 231, is equal to 28 less the sum of the forward diode voltage drops across D₁; and D₂.

During operation, the unidirectional diode 15 characteristic (if any) inherent in the translator device-201 plus the unidirectional diode characteristic of the first diode D_1 , in combination with $C_1 + C_2$ in a diode peak detector arrangement, bring the output voltage-SOUTPUT at the circuit output terminal 232 to a steady 20 d.c. voltage of E less a forward diode junction voltage drop (provided that C1 + CL is sufficient), typically 5.0 volts less 0.7 volt or more, i.e., typically 4.3 volts or less. When the voltage of E_HPUT = Esin(2+ft) exceeds Equipme -d, the transistor device 201 turns 25 on and brings the output voltage ROUTPUT to substantially 8-s. Hence, the transistor 201 turns or Bain(2+ft) exceeds E-2s. For example, if E = 5.0 volts σ = 0.1 volt, then E_{OFFRIT} = 4.9 volts instead of the 4.3 volts or less resulting from the diode peak detecting 30 arrangement alone. By adjusting o, the output can be correspondingly adjusted. However, the value of σ is selected to be not too small, lest the time duration of the on condition of the power PET be too small for delivering sufficient charge to the output terminal, and not too large, lest the output voltage be undesirably too much lower than E.

Fig. 3 shows a specific embodiment of the

SULEAD ONO

invention. particularly as to the details of a specific comparator. As shown in FIG. 3, a rectifier circuit arrangement 300 (half-wave portion) having a circuit input terminal 331 and a circuit output terminal 332, comprises a power FET 301 (T1) with its source terminal 322 connected to the circuit input terminal 331, its drain terminal 323 connected to the circuit output terminal 332, and its gate terminal 321 connected to an output terminal 315 of a comparator 303. The power FET T1 has a threshold of about 10 2.5 volts and inherently has a unidirectional current inhibiting diode characteristic (indicated by dotted lines) which shunts the source terminal 322 to the drain terminal 323 of the power FET (T1).

The purpose of the comparator 303 is to deliver

15 feedback to the gate of the power PET to control its on-off
condition suitably, as more fully described below. The
comparator 303 has a power supply terminal for receiving
power from an output terminal 333 of a voltage doubler
arrangement. The voltage doubler comprises a pair of,

20 capacitors C₁ and C₂ connected in a ladder
configuration to a pair of unidirectional current
inhibiting diodes D₁ and D₂.

The comparator 303 includes a switching transistor T2, local transistors T3 and T4, and resistors R1
25 and R2. The switching transistor T2 is enhancement mode with a relatively sharp threshold of about 2.5 volts; and the transistors T3 and T4, connected as load devices (gate shorted to source), are depletion mode with source-drain currents in the saturation region (drain-source voltage above about 3 volts) of about 3 milliamps for zero gate voltages.

The capacitance of C₁ can be supplied by the output load capacitance C₁ itself or by an added capacitor element such that the sum of C₁ and C₁ is equal to the gate capacitance of the power PET multiplied by a factor of about 5 or more for advantageous performance. The capacitance of C₂ is advantageously

WINO WINO

supplied by an added capacitor element having a capacitance of at least 5 times that of the gate capacitance of the power FET. The diode D₁ is in parallel with the inherent diode characteristic (dotted line) of the power FET. Thus, the diode D₁ is not necessarily present in the circuit 300 as a separate element but is ordinarily supplied by the inherent diode characteristic of the power FET. However, in case a power transistor lacking such a diode characteristic is used instead of the power FET, then an added diode element D₁ is advantageously to be added as a separate element.

It should be noted that the circuit output terminal is fed current both by the inherent diode of the power FET and the source-drain path power FET itself if and when it is on, as well as by the diode D₁. Thus, the voltage E_{OUTPUT} at the circuit output terminal 332 is maintained not only by the power FET but also by the diode_D₁.

During operation, as more fully, explained below, 20 the transistor T_2 is off when and only when the instantaneous value of the a.c. voltage at the circuit input terminal 331 is at or near its peak, that is, when BINPOT = Ssin(2=ft) is equal to or in excess of E_{OUTPUT} -e, and the switching transistor T_2 is 25 otherwise on. Thus, whenever the instantaneous value of the e.c. input voltage Esin(2vft) at the circuit input terminal 331 is at or near its peak value and hence T_2 is off, then the voltage of the gate electrode terminal 321 of the power PET is driven by transistor load T_3 (acting as 30 a current source) to the voltage of terminal 333, i.e., to the voltage 2E plus the voltage at circuit input terminal 331 less the relatively small voltage drop ecross D_2 and accordingly the power FET is then strongly on, since its gate voltage then exceeds its source voltage by almost 28, 35 i.e., almost about 10 volts (much more than the threshold of the power PET). On the other hand, whenever the a.c. input voltage is not at or near its peak value, the

SOREAD NO.

20

35

switching transistor T2 is on, as explained more fully below, and hence the gate voltage of the power FET is then clamped by T2 to a value below threshold of the power FET, more specifically, essentially to the voltage at 5 the circuit input terminal 331 and hence to the voltage at the source terminal 322 of the power PET 301. Thus the power PET is off when the a.c. input voltage is not at or near its peak. By "essentially" here is meant excluding the relatively small voltage drop across the resistor \mathbf{R}_2 10 equal to the current through the load T3 multiplied by R2. For a resistance of R2 equal to typically about 200 ohms or less, this voltage drop across & is thus equal to about 0.6 volt or less, and this nonvanishing resistance reduces the voltage excursion of the gate of the 15 power FET during each a.c. cycle and bence reduces the power loss in the gate circuit of the power FST. If such power loss is unimportant; R2 can be made equal to zero. In any event, the drop across R2 should be small enough to keep the power FET off when T_2 is on.

During operation, the switching transistor T2 turns off (and hence the power FET T; turns on) at a time t, when the voltage at the gate of T2 (and hence the voltage at terminal 316 of resistor R_1) attains a value which is equal to the instantaneous a c input voltage, 25 Ermpur - Esin(2*ft1) plus a threshold voltage Vr of T2, i.e., when the voltage at terminal 316 attains Esin($2\pi f t_1$) + V_T . On the other hand, the voltage at terminal 316 is equal to Engrang + iR1, where i is the current supplied by the load T4. Since the output 30 voltage E_{OUTPOT} itself is equal to E-s, it follows that the switching transistor T2 turns off at a time t1 when $Bsin(2\pi ft_1) + V_{p} = E - \sigma + iR_1$, i.e., at a time t, when:

> $Bsin(2*ft_1) = B - \sigma + iR_1 - V_T$ (1)

Likewise, as the a.c. input voltage subsequently



decreases from its peak B, the switching transistor T2 turns on at a time to when the a.c. input voltage falls (from the peak) to this same value of Ermpor, 1.0., a subsequent time t_2 when $sin(2*ft_2) = sin(2*ft_1)$. Accordingly, E_{OUTPUT} will be substantially equal to B-c provided the capacitance C1 + C1 is sufficient to maintain the voltage at the output terminal 332 at substantially this same value during the remainder of the a.c. cycle when T_2 is on and hence the power FET is off 10 Thus, setting Bein(2 ft,) substantially equal to E-2s in Equation (1), it follows that iR_1 is equal to $(V_{\overline{x}}-\sigma)$. In an illustrative case, the current i supplied by the los T_A is equal to about 3 milliamps, and the threshold \dot{V}_{pp} of switching transistor T2 is equal to about 2.5 volts, 15 so that if R_1 is set equal to about 800 chas, then σ about 0.1 Tolt.

Accordingly, the comparator 303 acts as an ordinary comparator which delivers a high level output (a voltage equal to approximately 28 above the instantaneous a.c. input) when the input (E_IMPOT) delivered to one of its input terminals (311) exceeds the input (E) delivered to another of its input terminals: (312) less the prescribed amount o, and which delivers a low level output (essentially equal to the instantaneous a.c. 25 input) otherwise. In other words, the comparator 303 includes a level shifting property at its negative input terminal 312, to wit, a voltage level down-shift of σ . This down-shift property is thus incorporated in the comparator 203 of FIG. 2 as the voltage level shifter 2047 30 In any event, this level shifter 204 should be selected to down-shift the voltage applied to the input terminal 212 the comparator 203 by a (small) prescribed amount, such that the comparator 203 delivers its high level output at its output terminal 215 to the gate electrode terminal"27 of the power FET 201 when and only when the input voltage to the input terminal 211 of the comparator 203 exceeds peak of the a.c. input voltage delivered at the circuit

SUPERIOR WASC

input terminal 231 less the (small) prescribed amount σ . Typically the prescribed amount is about 0.1 volt for a 5 volt peak E of an a.c. input voltage applied at the circuit input terminal 231.

It should be noted that even though the approach of $E_{\rm IMPOT}$ to its peak E is relatively slow in time because of its approach to a maximum, nevertheless the turning off of the switching transistor T_2 , as $E_{\rm IMPOT}$ reaches E less the (small) prescribed amount σ , is a well-defined sudden process. The suddenness of the process results from the well-defined threshold of transistor T_2 . Thus the transistor T_2 advantageously has a relatively sharp threshold, that is, the source-drain impedance of T_2 has a relatively steep characteristic as plotted against its gate-to-source voltage.

It should be recognised that the rectifier circuit arrangements 200 and 300 are half-wave rectifiers and that, for full-wave rectification, and hence still smoother source. a pair of each of such circuits should be connected in a conventional full-wave rectifier configuration.

Although the invention has been described in detail in terms of a specific embodiment, various modifications can be made.

25 For example, instead of the power PET, other switching transistors with suitable power handling capability and suitable threshold can be used. Moreover, instead of a voltage doubler (D₁, D₂, C₁, C₂), a voltage tripler or other source can be used. Finally, instead of a level down-shifter at the negative input terminal of the comparator, a level up-shifter at its positive input terminal can be used.



15

35

Claiss


- transistor device (201) having a first high current carrying terminal (223) serving as a rectifier circuit output terminal, a second high current carrying terminal (222) serving as a rectifier circuit input terminal, and a control terminal for turning the transistor device on and off, and characterized by a comparator (203) having first and second input terminals (211, 212) connected to the rectifier circuit input and output terminals respectively for supplying a control signal to the control terminal of the power transistor device to turn the device on when the voltage at the circuit input terminal exceeds the voltage at the circuit output terminal less a prescribed amount.
 - 2. A circuit as claimed in claim 1 characterized in that the comparator includes level shifting means (204) for shifting the voltage level applied to one of the comparator input terminals by the presecribed amount.
- 3. A circuit as claimed in claim 2 characterized,
 20 in that the level shifting means serves to down-shift the voltage level applied to the second comparator input terminal.
- A circuit as claimed in claim 2 characterise by a voltage multiplier (D₁, D₂, C₁, C₂) connected
 between the circuit input terminal and a power supply terminal (214) of the comparator.
- 5. A circuit as claimed in claim 4 characterized in that the multiplier includes a first capacitor (C₁), and first unidirectionally conductive means (D₁) connected between the circuit input terminal and a first terminal of the first capacitor.
 - 6. A circuit as claimed in claim 5 characterized in that the first terminal of the first capacitor is connected to the circuit output terminal (232).
 - 7. A circuit as claimed in claim 6 characterized by a second capacitor (C₂) connected between the circuit input terminal and the comparator power supply terminal,


and second unidirectionally conductive means (D_2) connected between the circuit output terminal and the comparator power supply terminal.

 A circuit as claimed in any preceding claim
 characterized in that the transistor device is a power FBT.

From the state of the state of










WO 85/01161

PCT/US84/01322

2/2 -





INTERNATIONAL SEARCH REPORT International Application No PCT/US 84/01322

L CLASSWICK TOOL OF SQUALEY SHITTER OF SAVE STATES SHIPLES SAVE SAVE SAVE SAVE SAVE SAVE SAVE SA				
According to International Paint Constitution (IPC) of to both America Constitution and IPC IPC 4				
L MILES SEARCHED				
Minimum Dogumentation Secretard 1				
Chasalhandan Symbols Chasalhandin Symbols				
1PC* H 02 N; H 03 K; G 01 R				
Decementation Searched other their Minimum Decementation to the Fields Searched 6				
IL BOCUMENTS CONSIDERED TO ME RELEVANT II				
Campan .	Citation of Document, 11 with Indication, where appropriate, of the relevant pocusages 17	Referent to Claim No. 15		
x	DE, A, 2801684 (H. PISCHER) 19 July 1979 see page 6, line 21 - page 7, line	1,8		
λ	US, A, 3354380 (S. PLY et al.) 21 November 1967 see column 2, line 71 - column 3,	,		
	line 22			
		1		
* Special conserves of stad decuments; 11 *To later decument published after the international filtre date or shortly date and not in conflict with the deplication but "A" decument defining in general state of the ort which is not and its understand the placeties or theory uncertaint the				
The state of the s				
They date "" december which may throw dealth on promy opini(s) or which is state to consider the profession date of promise "" december of invention that "" december of promise that "" d				
distin or other special resem (so special) "O" designed referring to an eral distinction, you, exhibition or designed to specially one or more other such designed.				
The desirant published prior to the International thing date but to the ord. "A" deciment member of the same patent typing. "A" deciment member of the same patent typing.				
N. CENTIFICATION				
29th October 1984				
EUROP	. HI WAY ON DO TE			
G.L. Tri Stryd(fiberg				

The first of the state of the s

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO.

PCT/US 84/0132" (SA

7733)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 09/11/84

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report

Publication date

Patent family member(s)

Publication date

DE-A- 2801684

19/07/79

None

US-A- 3354380

None

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

AND SECURITY OF THE

聖書の日本の名の 11 15 18日本といいの かいこう 日本